Hostname: page-component-745bb68f8f-g4j75 Total loading time: 0 Render date: 2025-01-15T07:01:07.385Z Has data issue: false hasContentIssue false

Barrier Height Control and X-Ray Diffraction Study of Metal on Si1−Gex/Si Grown by Very Low Pressure CVD

Published online by Cambridge University Press:  15 February 2011

Z. Q. Shiâ
Affiliation:
Hughes STX Corporation, Greenbelt, MD 20770
L. He
Affiliation:
Department of Electrical Engineering, Northern Illinois University, DeKalb, IL
Y. Zheng
Affiliation:
Department of Physics, Nanjing University, Nanjing, PRC
Get access

Abstract

The potential application of epitaxial Si1−xGex, on Si in electronic and optoelectronic devices has led to an increased study of metal - Si1−xGex interaction and barrier height control technique. In this paper, we report the epitaxial growth of Si1−xGex on Si and the Schottky barrier formation processing. The Si1−xGex (x=0.17 and 0.20) layers were grown by rapid radiant heating, very low pressure chemical vapor deposition (VLPCVD). The crystal structure and epitaxial nature of the Si1−xGex, layers were studied by X-Ray diffraction. The value of full width at half maximum (FWHM) was found to be 0.34° for the as grown Si1−xGex (400) peak. The metal-Si1−xGex/Si Schottky diodes were formed by depositing Pd on Si1−xGex/Si at room temperature (RT=300K) and low temperature (LT=77K). The Schottky barrier heights and current transport mechanisms were determined by current-voltage-temperature (I-V-T) measurements. The interface property of Pd/ Si1−xGex/Si were studied as a function of metal deposition and post annealing temperatures.

Type
Research Article
Copyright
Copyright © Materials Research Society 1996

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Kanaya, H., Hasegawa, F., Yamaka, E., Moriyama, T. and Nakajima, M., Jpn. J. Appl. Phys. 28, L544 (1989)Google Scholar
2. Tsaur, B., Weeks, M., and Pellegrini, P., IEEE Electron Device Lett. 9, p.100 (1988)Google Scholar
3. Konuma, K., Tohyama, S., Teranishi, N., Masubuchi, K., Saito, T. and Muramatsu, T., IEEE Trans. Electron Devices, 39, p.1633 (1992)Google Scholar
4. Lin, T., Park, J., George, T., Jones, E., Fathauer, R. and Maserjian, J., Appl. Phys. Lett., 62, p.3318 (1993)Google Scholar
5. Czernik, A., Palm, H., Cabanski, W., Schulz, M. and Suckow, U., Appl. Phys. A55, p.180 1992)Google Scholar
6. Xiao, X., Sturm, J., Parihar, S., Lyon, S., Meyerhofer, D., Palfrey, S. and Shallcross, F., IEEE Electron Device Lett. 14, p. 199 (1993)Google Scholar
7. Asai, M., Ueba, H. and Tatsuyama, C., J. Appl. Phys. 58, p.2577 (1985)Google Scholar
8. Greve, D. and Racanelli, M., J. Vac. Sci. Technol. B8, p.511 (1990)Google Scholar
9. Zhong, Y., Ozturk, M., Grider, D., Wortman, J., and Littlejohn, M., Appl. Phys. Lett. 57, p.2090 (1990)Google Scholar
10. Tsai, C., Jang, S., Tsai, J., and Reif, R., J. Appl. Pgys. 69, p. 8158 (1991).Google Scholar
11. Zhong, P. and Zheng, Y. D., Appl. Phys. Lett., 62, 3259, 1993.Google Scholar
12. Schroder, D.K., Semiconductor Material and Device Characterization, John Wiley & Sons, Inc., 1990, pp. 133.Google Scholar