Hostname: page-component-6bf8c574d5-9nwgx Total loading time: 0 Render date: 2025-02-22T17:03:03.809Z Has data issue: false hasContentIssue false
  • English
  • Français

High-Energy Low-Dose Implanted Silicon Annealed by Transient RTA

Published online by Cambridge University Press:  26 February 2011

IstvÁn BÁrsony ,
Jean-Luc Heideman ,
Jan Middelhoek  and
Hans Wallinga
IstvÁn BÁrsony
Affiliation:
On leave from the Technical University of Budapest, Hungary
Jean-Luc Heideman
Affiliation:
IC-technology and Electronics Group, University of Twente P.O.Box 217, 7500AE Enschede, The Netherlands
Jan Middelhoek
Affiliation:
IC-technology and Electronics Group, University of Twente P.O.Box 217, 7500AE Enschede, The Netherlands
Hans Wallinga
Affiliation:
IC-technology and Electronics Group, University of Twente P.O.Box 217, 7500AE Enschede, The Netherlands
Get access

Abstract

Transient RTA performed in the sub-second time range has been applied for low-thermal-budget post-implantation anneal of low-dose, high-energy P and B implanted wafers. This very rapid thermal step not only accomplished full activation and minimum profile motion but was also effective in reducing the resident damage-associated lifetime problems compared to conventional annealing. The generation lifetime and velocity depth-profiling used for process characterization shed light on the role of metallic impurities in the high-energy B and P implanted samples during the fast-quenching operations in determining the electrical behavior.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 201: Symposium A – Surface Chemistry and Beam-Solid Interactions , 1990 , 277
Copyright
Copyright © Materials Research Society 1991

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Miyake, M. and Aoyama, Sh., J.Appl.Phys., 63, 1754 (1988)Google Scholar
[2] Tamura, M. and Ohyu, K., Appl.Phys. A 49 (1989) 149 Google Scholar
[3] Reader, A.H., in Reduced Thermal Processing for ULSI, Ed. Levy, R.A., Plenum Press, New York (1989) 117 Google Scholar
[4] Bársony, I., Heideman, J.L.P. and Middelhoek, J., Ext. Abst. SSDM, Sendai, Japan (1990) 437 Google Scholar
[5] Fehribach, J.D., Ghez, R. and Oehrlein, G.S., Appl.Phys.Lett. 46, (1985) 433 Google Scholar
[6] Bársony, I., Heideman, J.L.P., Klappe, J. and Middelhoek, J., to be published in Jap. J. Appl. Phys.Google Scholar
[7] Michel, A.E., Rausch, W. and Ronsheim, P.A., Appl. Phys. Lett. 51 (1987) 487 Google Scholar
[8] Sedgwick, T.O., Michel, A.E., Deline, V.R., and Cohen, S.A., J. Appl.Phys. 63 (1988) 1452 Google Scholar
[9] Ravi, K.V., Imperfections and Impurities in Semiconductor Silicon, John Wiley & Sons, (1981)Google Scholar
[10] Weber, E.R., Appl. Phys. A 30, (1983) 1 Google Scholar
[11] Eichammer, W.A., Vu, T.Q., and Siffert, P., in Rapid Thermal Annealing/Chemical Vapor Deposition and Integrated Processing, Eds. Hodul, D., Gelpey, J.C., Green, M.L. and Seidel, T.E., Mat. Res. Soc. Symp. Proc., Vol. (1989) 185 Google Scholar