Hostname: page-component-6bf8c574d5-8gtf8 Total loading time: 0 Render date: 2025-02-22T08:09:08.740Z Has data issue: false hasContentIssue false
  • English
  • Français

Solid Phase Epitaxial Recrystallization of Sos, with Applications to Submicrometer Cmos and Bipolar Devices

Published online by Cambridge University Press:  28 February 2011

P.K. Vasudev
P.K. Vasudev*
Affiliation:
Hughes Research Laboratories, Malibu, CA 90265
Get access

Abstract

CMOS/SOS devices and circuits were fabricated in 0.3-µm-thick epitaxial silicon-on-sapphire (SOS) films. Two solid phase epitaxial recrystallization techniques (DSPE* and SPEAR**) reduced the total microtwin concentrations in the Si layers more than ten- fold, while increasing electron and hole inversion layer mobilities between 30 and 45%. Leakage currents were substantially reduced in all SPEAR devices and in n-channel DSPE transistors, with some increase observed for p-channel DSPE devices. Drive currents and subthresholds slopes also showed significant improvement in both n- and p-devices. Propagation delays below 75 ps were obtained for CMOS/SOS inverters with Lef = 0.5 µm. The application of DSPE and SPEAR techniques to 0.3-µm SOS films will extend the scaling of CMOS/SOS to circuits with very large scale integration (VLSI) complexity.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 53 , 1985 , 121
Copyright
Copyright © Materials Research Society 1986

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1.VLSI Laboratory, Texas Instruments, Inc., “Technology and design challenges of MOS VLSI,” IEEE J. Sol. St. Cir. SC–17, 442–448 (June 1982).Google Scholar
2.Mayer, D.C., “A MOS scaling methodology for VLSI and beyond,” VLSI Design 3, No. 3, 50–52 (May/June 1982).Google Scholar
3.Ham, W.E., Abrahams, M.S., Buiocchi, C.J., and Blanc, J., “Direct observation of the structure of thin commercially useful silicon on sapphire films by cross section transmission electron microscopy,” J. Electrochem. Soc. 124, 634–636 (April 1977).Google Scholar
4.Brews, J.R., Fichtner, W., Nicollian, E.H., and Sze, S.M., “Generalized guide for MOSFET miniaturization,” IEEE Electron. Dev. Lett. EDL–1, 2–4 (January 1980).Google Scholar
5.Rulet, M.E., Shwob, P., Golecki, I., and Nicolet, M.A., “Electrical properties of silicon-implanted furnace-annealed silicon-on-sapphire devices,” Electron. Lett. 15, 527–529 (1979).Google Scholar
6.Taguchi, S., Yoshii, T., Uchida, Y., and Tango, H., “Feasibility study of SOS VLSI: capacitance analysis in downward scaling and improvement of thin films by a solid-phase epitaxy,” 1981 Symp. on VLSI Technology, Dig. of Tech. Papers, 92-93 (September 1981).Google Scholar
7.Yoshii, T., Taguchi, S., Inoue, T., and Tango, H., “Improvement of SOS device performance by solid-phase epitaxy,” presented at Electronics Materials Conf., Santa Barbara, CA, September 1981.Google Scholar
8.Reedy, R.E. and Sigmon, T.W., “Characterization of defect reduction and aluminum redistribution in silicon-implanted SOS films,” J. Crystal Growth 58, 53–60 (June 1982).Google Scholar
9.Duffy, M.T., Corboy, J.F., Cullen, G.W., Smith, R.T., Soltis, R.A., Harbeke, G., Sandercock, J.R., and Blumenfeld, M., “Measurement of the near-surface crystallinity of silicon on sapphire by UV reflectance,” J. Crystal Growth 58, 10–18 (1982).Google Scholar
10.Gupta, A. and Vasudev, P.K., “Recent advances in heteroepitaxial silicon-on-insulator technology, Part I,” Sol. Tech. 26, 104–109 (February 1983).Google Scholar
11.Vasudev, P.K. and Mayer, D.C., “Improvement of SOS by solid-phase epitaxial recrystallization processes,” to be published.Google Scholar
12.Schlotterer, H., “Mechanical and electrical properties of epitaxial silicon films on spinel,” Sol. St. Electron. 11, 947 (1968).Google Scholar