Hostname: page-component-6bf8c574d5-w79xw Total loading time: 0 Render date: 2025-02-22T16:43:49.511Z Has data issue: false hasContentIssue false
  • English
  • Français

STI Pattern Density Characterization for the System on a Chip

Published online by Cambridge University Press:  10 February 2011

J. Xie ,
K. Rafftesaeth ,
S.-F. Huang ,
J. Jensen ,
R. Nagahara ,
P. Parimi  and
B. Ho
J. Xie
Affiliation:
JXIE@LSIL.COM
K. Rafftesaeth
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
S.-F. Huang
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
J. Jensen
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
R. Nagahara
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
P. Parimi
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
B. Ho
Affiliation:
LSI Logic Corporation, Santa Clara, CA 95054,
Get access

Abstract

Shallow-Trench Isolation (STI) relies on integrated process optimization to achieve the requirement of chip-level process variation across different device features. Characterization of pattern density dependency was investigated through Chemical Mechanical Polishing (CMP) process optimization by Design of Experiment (DOE) and modification of masks by adding dummy structure. Four mask sets with different device features and pattern densities were tested. Effects of slurry selectivity, over-polish extent, silicon trench depth, high-density plasma film thickness, and dummy structure were evaluated. Correlation between physical and electrical data illustrates the process margin in which both logic and memory devices could perform their respective functions. KEYWORDS: Shallow-Trench Isolation, System-on-a-Chip, Pattern Density, Chemical-Mechanical Polishing.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 566: Symposium P – Chemical-Mechanical Poilshing-Fundamentals and Challenges , 1999 , 223
Copyright
Copyright © Materials Research Society 2000

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Pipe, S., “G12 Technology Sets Standard for System-on-a-Chip Design”, Logically Speaking, LSI Logic Corporation, Vol. 14 (1998), No.2, p.9 Google Scholar
2. Grillaert, J., Meuris, M., Vrancken, E., Heylen, N., Devriendt, K., W.F. Marc Heyns “The Use of a Semi-Empirical CMP Model for the Optimization of the STI Module,” Proceedings of Chemical-Mechanical Planarization for ULSI Multilevel Interconnection Conference (CMPMIC), 1999, pp. 105–112 Google Scholar
3. Smith, T., Fang, S.J., Boning, D.S., Shin, G.B., Stefani, J.A., “A CMP Model Combining Density and Time Dependencies,” Proceedings of Chemical-Mechanical Planarization for ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp.97–104 Google Scholar
4. Liu, G.Y., Zhang, R.F., Hsu, K., Camilletti, L., “Chip-Level CMP Modeling and Smart Dummy for HDP and Conformal CVD Films,” Proceedings of Chemical-Mechanical Planarizationf or ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp. 120–127 Google Scholar
5. Lo, P.-H., Tsai, T.-C., Lin, S., Lee, C- Y., Hsu, E., Wu, H.-C., Chen, H-C, Liu, L-M,, “Characterization of Selective-CMP, Dummy Pattern and Reverse Mask Approaches in STI Planarization Process,” Proceedings of Chemical-MechanicalP lanarizationf or ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp. 333–335 Google Scholar
6. Schlueter, J., Kim, I., Krupa, F.J., “The Effect of Consumables in the Development of Advanced Shallow Trench Isolation (STI) CMIP Processes,” Proceedings of Chemical-Mechanical Planarization for ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp.336–339 Google Scholar
7. Tseng, E., Meng, M., Peng, S.C., “Modeling and Discussions for STI CMP Process,” Proceedings of Chemical-Mechanical Planarization for ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp. 113–119 Google Scholar
8. Jin, R., David, J., Abbassi, B., Osterheld, T., Redeker, F., “A Production-Proven Shallow Trench Isolation Solution Using Novel CMP Concepts,” Proceedings of Chemical-Mechanical Planarization for ULSI Multilevel Interconnection Conference (CMP-MIC), 1999, pp. 314–321 Google Scholar